• support@vlsimaster.com
Facebook
Instagram
Linkedin
VLSI Master Logo
  • Home
  • Learnings
    • Frontend
      • C
      • C++
      • Verilog
      • System Verilog
    • Backend
      • STA
      • Placement
      • Floor Planning
    • Scripting
      • Python
      • Perl
  • Account
    • Register
    • Login
    • Register as a Recruiter
  • More
    • Q&A
    • FAQ
    • About us
    • Contact us
Menu
  • Home
  • Learnings
    • Frontend
      • C
      • C++
      • Verilog
      • System Verilog
    • Backend
      • STA
      • Placement
      • Floor Planning
    • Scripting
      • Python
      • Perl
  • Account
    • Register
    • Login
    • Register as a Recruiter
  • More
    • Q&A
    • FAQ
    • About us
    • Contact us
VLSI Master Logo
  • Home
  • Learnings
    • Frontend
      • C
      • C++
      • Verilog
      • System Verilog
    • Backend
      • STA
      • Placement
      • Floor Planning
    • Scripting
      • Python
      • Perl
  • Account
    • Register
    • Login
    • Register as a Recruiter
  • More
    • Q&A
    • FAQ
    • About us
    • Contact us
Menu
  • Home
  • Learnings
    • Frontend
      • C
      • C++
      • Verilog
      • System Verilog
    • Backend
      • STA
      • Placement
      • Floor Planning
    • Scripting
      • Python
      • Perl
  • Account
    • Register
    • Login
    • Register as a Recruiter
  • More
    • Q&A
    • FAQ
    • About us
    • Contact us

Floor Planning

Introduction to Floor Planning

Floor plan Techniques

Sanity Check

Few terms to know before Floor Planning

Definition of Macro

Guidelines to place Marcos

Blockages

Floor Plan Checklist

Introduction to Power Planning

Few terms to know before Power Planning

Power Distribution Type

Power Planning Check

Special Cells

Tools Inputs for Physical Design

Interview Question Related to Floor Plan

Other Courses

  • C
  • C++
  • Java
  • Python
  • JavaScript
  • Perl
  • Swift
  • STA
  • Placement
  • Place and Route
  • Floor Planning
  • Power Planning
  • Verilog
  • System Verilog
vlsi master logo
Website for learning and reference for all the subjects in VLSI Domain along with job assistance.
  • Courses
  • Authors
  • Terms
  • Privacy Policy
  • About us
  • Contact us
  • @VLSI_Master
  • VLSI-Master
  • VLSI-Master
vlsi master logo
Website for learning and reference for all the subjects in VLSI Domain along with job assistance.
  • Courses
  • Authors
  • Terms
  • Privacy Policy
  • About us
  • Contact us
  • @VLSI_Master
  • VLSI-Master
  • VLSI-Master
vlsi master logo
Website for learning and reference for all the subjects in VLSI Domain along with job assistance.
  • Courses
  • Authors
  • Terms
  • Privacy Policy
  • About us
  • Contact us
  • @VLSI_Master
  • VLSI-Master
  • VLSI-Master

Copyright © 2021 All rights reserved